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(57) ABSTRACT 
Various systems and methods are provided for minimizing an 
inrush current to a load after a voltage sag in a power voltage. 
In one embodiment, a method is provided comprising the 
steps of applying a power voltage to a load, and detecting a 
sag in the power voltage during steady-state operation of the 
load. The method includes the steps of adding an impedance 
to the load upon detection of the sag in the power voltage, and 
removing the impedance from the load when the power volt-
age has reached a predefined point in the power voltage cycle 
after the power voltage has returned to a nominal voltage. 
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REDUCTION OF INRUSH CURRENT DUE TO 
VOLTAGE SAGS BY IMPEDANCE REMOVAL 
TIMING 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a continuation of U.S. patent applica-
tion Ser. No. 12/090,968, filed Apr. 21, 2008, entitled 
"REDUCTION OF INRUSH CURRENT DUE TO VOLT- 10 
2 
causing a large current surge that is not limited due to the fact 
that the thermistor is disengaged after start up. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components in 
the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
FIG. 1 depicts one example of a plot of a line voltage with 
respect to time that illustrates the timing relating to the inser-
15 tion and removal of a current limiting impedance in associa-
tion with the voltage sag according to an embodiment of the 
AGE SAGS," by Deepakraj M. Divan, now U.S. Pat. No. 
8,039,994, which claims the benefit pursuant to 35 U.S.C. 
119( e) of and is a U.S. national stage application of Interna-
tional Patent Application PCT/US2006/039516 filed on 10 
Oct. 2006 entitled "REDUCTION OF INRUSH CURRENT 
DUE TO VOLTAGE SAGS", which claims priority to Inter-
national Patent Application PCT/US2005/038471 filed on 24 
Oct. 2005 entitled "Active Current Surge Limiters," which is 
incorporated herein by reference in its entirety. International 20 
Patent Application PCT /US2005/0384 71 incorporates by ref-
erence and claims priority to U.S. Provisional Patent Appli-
cation 60/648,466 filed on 31 Jan. 2005 entitled "System and 
Method for Determining Power System transmission Line 
Information," which is also incorporated herein by reference 25 
in its entirety. 
This application is also related to the following U.S. patent 
applications, each of which is a continuation of U.S. patent 
application Ser. No. 12/090,968, filed Apr. 21, 2008, now 
U.S. Pat. No. 8,039,994: 30 
U.S. patent application Ser. No. 13/273,492, entitled 
"Reduction of Inrush Current Due to Voltage Sags with 
Switch and Shunt Resistance", filed on Oct. 14, 2011; and 
U.S. patent application Ser. No. 13/273,513, entitled 35 
"Reduction of Inrush Current Due to Voltage Sags by an 
Isolating Current Limiter", filed on Oct. 14, 2011. 
present invention; 
FIG. 2 is a schematic of one example of a current limiting 
circuit that operates to time the removal of a current limiting 
impedance as illustrated, for example, in FIG. 1 according to 
an embodiment of the present invention; 
FIG. 3 is a schematic of another example of a current 
limiting circuit that operates to time the removal of a current 
limiting impedance as illustrated, for example, in FIG. 1 
according to an embodiment of the present invention; 
FIG. 4 is a schematic of yet another example of a current 
limiting circuit that operates to time the removal of a current 
limiting impedance as illustrated, for example, in FIG. 1 
according to an embodiment of the present invention; 
FIG. 5 is a graph that plots one example of an inrush surge 
current with respect to a duration of a sag in a power voltage 
such as the voltage sag illustrated in the example depicted in 
FIG. 1, where the inrush surge current depicted provides one 
example basis for determining where the current limiting 
impedance depicted with respect to FIG. 2, 3, or 4 should be 
removed according to an embodiment of the present inven-
tion; 
BACKGROUND FIG. 6 is a schematic diagram of one example of a proces-
sor circuit that executes gate drive logic as employed in the 
40 current limiting circuits of FIG. 2, 3, or 4 according to an 
embodiment of the present invention; and Although lightning strikes high voltage power lines very 
frequently, lightning generally causes a high voltage surge 
within a short distance, say around 200 meters, of the 
impacted site. Consequently, relatively few end users of elec-
tronic equipment are affected. Transient Voltage Surge Sup- 45 
pressors (TVSS) devices protect against such rare but dam-
aging voltage surges. On the other hand, every lightning strike 
on a power line or other power system fault causes a short-
duration voltage sag that lasts typically less than six cycles, 
impacting customers up to 200 miles away. As a result, end 50 
users of electronic equipment such as computers, televisions, 
medical equipment, etc., are likely to experience voltage sags 
much more frequently than voltage surges. 
In addition, during start up of electronic equipment, there is 
often an inrush current that may cause damage to electrical 55 
components. To limit the damaging effects of such inrush 
currents, a thermistor may typically be employed that limits 
inrush current upon startup of electronic equipment. Specifi-
cally, a thermistor might be operated to inject an impedance 
such as a resistance into a power circuit to limit the inrush 60 
current when the thermistor is cool at startup of the electronic 
equipment. However, after startup, a thermistor is heated, 
thereby reducing the inserted resistance. As a result, the ther-
mistor no longer functions as a current inrush limiter. This can 
be problematic due to the common occurrence of voltage 65 
sags. At the end of a voltage sag that occurs after start up, the 
AC line voltage may abruptly return to normal potentially 
FIG. 7 is a flow chart of one example of the gate drive logic 
executed in the processor of FIG. 5 according to an embodi-
ment of the present invention. 
DETAILED DESCRIPTION 
With reference to FIG.1, shown is a chart that plots a power 
voltage 100 with respect to time to illustrate the various 
embodiments of the present invention. The power voltage 100 
is applied to a load that may comprise, for example, an induc-
tive load, a rectifier load, a capacitive load, or other type of 
electrical load as can be appreciated. In the case that the 
power voltage 100 is applied to a rectifier load, then a voltage 
is generated across a capacitor associated with the rectifier as 
can be appreciated. In this respect, the capacitor facilitates the 
generation of a DC power source in conjunction with the 
function of the diodes of the rectifier. 
With respect to FIG. 1, the capacitor voltage 103 is 
depicted as the DC voltage that exists across a capacitor 
associated with the rectifier. From time to time during the 
steady state operation of the load to which the power voltage 
100 is applied, a voltage sag 106 may occur in the power 
voltage 100. During a voltage sag 106, the capacitor voltage 
103 may steadily decrease as the capacitor itself is drained as 
it supplies current to the electrical load coupled to the recti-
fier. At the end of a voltage sag 106, it is often the case that the 
US 9,048,654 B2 
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power voltage 100 suddenly returns to a nominal voltage 109. 
The nominal voltage 109 is the normal operating voltage of 
the power voltage 100. 
Depending where in the power voltage cycle that the power 
voltage 100 returns to the nominal voltage 109, there may be 
a significant voltage differential VD between the power volt-
age 100 and the capacitor voltage 103. This voltage differen-
tial VD may ultimately result in a significant inrush current as 
the load resumes steady state operation. Where the load is a 
rectifier load, then the inrush current occurs due to the fact 10 
that the rectifier capacitor needs to be charged up and other 
components that make up the load may pull more current at 
the end of the voltage sag 106. 
The magnitude of the inrush current is affected by various 
load factors such as, for example, the type of load, the con- 15 
dition of load, the proximity of the load with respect to the 
power voltage 100, power supply factors, the duration of the 
voltage sag 106, the line impedance, and the location of any 
transformer associated with the stepping the power voltage 
100 up or down, and other factors. In addition, the magnitude 20 
of any inrush current after the occurrence of a voltage sag 106 
will depend upon the magnitude of the voltage differential VD 
that exists at the instant that the power voltage 100 returns to 
the nominal voltage 109. The nominal voltage 109 is defined 
herein as a nominal value assigned to a circuit or system for 25 
the purpose of conveniently designating its voltage class or 
type. In this sense, nominal voltage may comprise a standard-
ized voltage specified for various purposes such as power 
distribution on a power grid, i.e. 120/240 Delta, 480/277 Wye, 
120/208 Wye or other specification. Alternatively, the nomi- 30 
nal voltage may comprise a standardized voltage in a closed 
system such as, for example, a power system on a vehicle such 
as an airplane, etc. A nominal voltage may be, for example, an 
AC voltage specified in terms of peak to peak voltage, RMS 
voltage, and/or frequency. Also, a nominal voltage may be a 35 
DC voltage specified in terms of a voltage magnitude. 
In order to limit the inrush current at the end of a voltage 
sag 106, according to various embodiments of the present 
invention, an impedance is added to the load upon detection 
of the voltage sag 106 in the power voltage 100 during the 40 
steady state operation of the load. In this respect, the power 
voltage 100 is monitored to detect a voltage sag 106 during 
the steady state operation of the load. Once an occurrence of 
a voltage sag 106 is detected, the impedance is added to the 
load. Thereafter, the impedance is removed when the power 45 
voltage 100 has reached a predefined point 113 in the power 
voltage cycle after the power voltage 100 has returned to the 
nominal voltage 109. 
The timing of the removal of the impedance from the load 
after the power voltage 100 has returned to the nominal volt- 50 
age 109 is specified to as to minimize an occurrence of an 
inrush current surge flowing to the load according to various 
embodiments of the present invention. In this respect, the 
removal of the impedance from the load is timed at the pre-
defined point on the power voltage cycle of the power voltage 55 
100. 
4 
the power voltage 100 is less than the magnitude of the 
voltage 103 across the capacitor associated with the rectifier 
of the load. Consequently, there is no inrush current when the 
absolute value of the magnitude of the power voltage 100 is 
less than the magnitude of the voltage 103 across a capacitor 
associated with a rectifier of the load. Ultimately, in this 
scenario, the capacitor associated with the rectifier is charged 
when the normal peaks of the rectified power voltage 100 are 
applied to the capacitor, rather than experiencing an instan-
taneous change in the voltage as illustrated by the voltage 
differential VD depicted in FIG. 1. 
In an additional alternative, the impedance is removed 
from the load at approximately a zero (0) crossing of the 
power voltage 100 that occurs after the power voltage has 
returned to the nominal voltage 109 after the end of a voltage 
sag 106. In this respect, to be "approximate" to the zero 
crossing, for example, is to be within an acceptable tolerance 
associated with the zero crossing such that the magnitude of 
the power voltage 100 is unlikely to be greater than a voltage 
103 across a capacitor associated with a rectifier of the load. 
In another embodiment, the impedance may be removed 
from the load at approximately a first one of the many zero 
crossings that occur after the power voltage 100 as returned to 
the nominal voltage 109. This is advantageous as the power is 
returned to the load as soon as possible but in a manner that 
minimizes the possibility that a significant inrush current will 
occur. 
In yet another embodiment, the impedance may be 
removed from the load at a point on the power voltage cycle 
that substantially minimizes the differential VD between an 
absolute value of the magnitude of the power voltage 100 and 
a magnitude of the voltage 103 across a capacitor associated 
with a rectifier of the load. In this respect, ifthe power voltage 
100 returns to the nominal voltage 109 at a location in the 
power voltage cycle such that the magnitude of the power 
voltage 100 is close to the voltage 103 across the capacitor so 
that minimal inrush current may result, then the impedance 
may be removed potentially even in a case where the power 
voltage 100 is on an upswing and is greater than the voltage 
103 across the capacitor, as long as the voltage differential VD 
is small enough so as to result in an acceptable amount of 
inrush current to the load. 
In such a case, a maximum voltage differential VD may be 
specified that results in a maximum allowable inrush current 
that could be applied to the load, where the impedance would 
not be removed if the actual voltage differential VD is greater 
than the maximum voltage differential VD specified. As 
depicted in the graph of FIG. 1, shown is an embodiment in 
which the impedance is added to the load during the voltage 
sag 106 and is removed at the point 113 in the power voltage 
cycle that occurs at a first zero crossing after the power 
voltage 100 returns to the nominal voltage 109 according to 
one embodiment of the present invention. 
With reference next to FIG. 2, shown is a schematic of a 
current limiting circuit according to an embodiment of the 
present invention. The power voltage 100 (FIG. 1) is applied 
across input nodes 203 as shown. The power voltage 100 may 
be received from a typical outlet or other power source as can 
be appreciated. The current limiting circuit 200 includes a 
In one embodiment, the impedance is removed from the 
load when the power voltage 100 is less than a magnitude of 
the capacitor voltage 103 across a capacitor associated with a 
rectifier, where the load is a rectifier load. In such a scenario, 
given that the line voltage 100 is rectified, then it can be said 
that the impedance is removed from the load when the abso-
lute value of the magnitude of the power voltage 100 is less 
than a magnitude of the voltage 103 across the capacitor 
associated with the rectifier of the load. 
60 transient voltage surge suppressor 206 that is coupled across 
the input nodes 203. In addition, the current limiting circuit 
200 includes a zero crossing detector 209, a sag detector 213, 
and a gate drive 216. The power voltage 100 is received as an 
input into both the zero crossing detector 209 and the sag 
At such time, the respective diodes in the rectifier are 
reversed biased when the absolute value of the magnitude of 
65 detector 213. The output of the zero crossing detector 209 
comprises a zero crossing signal 219 that is applied to the gate 
drive 216. 
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The output of the sag detector213 is also applied to the gate 
drive 216. The gate drive 216 controls a thyristor 226 and a 
relay 229. In this respect, the gate drive 216 controls whether 
the thyristor 226 and the relay 229 are turned on or off. The 
relay 229 couples the input nodes 203 to a load 233. The 5 
thyristor 226 couples the input nodes 206 to the load 233 
through a resister Rr. In the embodiment depicted in FIG. 2, 
the input nodes 203 are coupled to the load 233 through 
resistor Rs that is in parallel with the relay 229 and the thy-
ristor 226/resistor Rr as shown. 10 
The load 233 as depicted in FIG. 2 comprises a rectifier 
load having a rectifier 236. The rectifier 236 includes the 
diodes 239 and the rectifier capacitor 243. In addition, the 
load 233 may include other components 246 that receive DC 15 
power as can be appreciated. Alternatively, the load 233 may 
be an inductive load or other type of load. The zero crossing 
detector 209, the sag detector 213, and/or the gate drive 216 
may be implemented with one or more micro processor cir-
cuits, digital logic circuitry, or analog circuitry as can be 20 
appreciated. 
Next, a general discussion of the operation of the current 
limiting circuit 200 is provided according to one embodiment 
of the present invention. To begin, assume the power voltage 
100 comprises a nominal voltage 109 is applied to the load 25 
and suddenly experiences a voltage sag 106 (FIG.1). Assum-
ing that the voltage sag 106 lasts a predefined threshold of 
time where the capacitor voltage 103 (FIG. 1) across the 
capacitor 243 drains appreciably, a risk is created of a signifi-
cant inrush current when the power voltage 100 resumes the 30 
nominal voltage 109. 
During steady state operation of the load, the relay 229 is in 
a closed position and the power voltage 100 is applied directly 
to the load 233 through the relay 229. Given that the relay 229 
is a direct electrical connection, it presents the path of least 35 
resistance for the current flowing to the load 233. Conse-
quently, the current bypasses the resistor Rs. During the 
steady state operation of the load, the thyristor 226 is also in 
an off state, thereby preventing current from flowing through 
the resistance Rr Once the sag detector 213 detects the volt- 40 
age sag 106, then the sag detector output 223 directs the gate 
drive 216 to open the relay 229. As a result, the voltage at the 
input nodes 223 is applied to the load 233 through the resistor 
Rs. 
The resistance Rs is obviously higher than the near zero 45 
resistance presented by the closed relay 229. By opening the 
relay 229, the resistor Rs is added to the load 233. The resis-
tance Rs is specified so as to limit the current that can flow to 
the load 233. This resistance thus limits any current surge that 
might occur when the voltage returns to nominal and the 50 
voltage sag 106 has ended, thereby minimizing or eliminating 
the possibility of damage to electrical components of the load 
233 such as diodes 239 in the rectifier 236 or other compo-
nents. 
It should be noted that the resistance Rs may also reduce the 55 
voltage that is seen by the load 233 during the voltage sag 106 
until either the thyristor 226 is closed (turned on) or the relay 
229 is closed. In this respect, the resistance Rs can exacerbate 
the reduced voltage experienced by the load 233 during the 
voltage sag 106. However, the reduced voltage due to the 60 
resistor Rs will not be much worse than what can typically be 
experienced by the load 233 without the resistance Rs. This is 
especially true ifthe voltage sag 106 lasts for a short time. If 
the voltage sag 106 lasts for relatively long time such that the 
operation of the load is disrupted, chances are any reduction 65 
in voltage due to the resistance Rs would not be of any con-
sequence. 
6 
For maximum protection, the current flow through the 
resistor Rs should be low, but as stated above, this might 
increase the possibility of momentary interference with the 
load operation. Thus, the value of the resistance Rs is deter-
mined based upon a trade off between protection in a multi-
load environment and the possibility of nuisance interference 
with the operation of the load 233. Experiments show that the 
resistance Rs generally does not interfere with the load opera-
tion for voltage sags of short duration lasting less than five (5) 
cycles or so. 
Once the relay 229 is opened due to the detection of the 
voltage sag 106, then the current limiting circuit 200 stays in 
such state until the sag detector 213 detects that the voltage 
sag 106 has ended. Assuming that the voltage sag 106 has 
ended, then the sag detector output 223 is appropriately 
altered. In response, the gate drive 216 does not close the relay 
229 right away. Rather, the relay 229 is maintained in an open 
state. The gate drive 216 waits until a signal is received from 
the zero crossing detector 209 indicating that a zero crossing 
has been reached in the power voltage cycle. The zero cross-
ing output 219 applied to the gate drive 216 indicates the 
occurrence of all zero crossings. 
Upon receiving an indication of a zero crossing after 
receiving an indication that the voltage sag 106 has ended, the 
gate drive 216 turns on the thyristor 226 to allow current to 
flow to the load 223 through the thyristor 226 and the resis-
tance Rr. The resistance Rris specified to protect the thyristor 
266. In particular, the resistance Rr limits the worst case 
current that flows to the load 233 through the thyristor 226 to 
within the maximum current rating of the thyristor 226. Thus, 
the resistance Rr is less than the resistance Rs and effectively 
allows the nominal power voltage 100 to be applied to the 
load 233. The thyristor 226 is advantageously employed to 
cause the power voltage 100 to be reapplied to the load 233 
after the end of the voltage sag 106 as the thyristor 226 is 
much faster in operation than the relay 229. In this respect, the 
thyristor 226 can be turned on, for example, within approxi-
mately 10 microseconds as opposed to the relay 229 that 
might take approximately five to ten milliseconds. Because of 
the speed at which the thyristor 226 can operate, the thyristor 
226 allows the current limiting circuit 200 to control exactly 
where on the power voltage cycle that the power voltage 100 
is reapplied to the load 233. 
Alternatively, if the reaction time of the relay 229 in 
response to a change in the state of the output signal from the 
gate drive 216 is sufficiently fast or can be estimated with 
sufficient accuracy, then it may be the case that the relay 229 
could be used without the thyristor 229. Specifically, the relay 
229 could be triggered to close (or turned off in the case of a 
normally closed relay) at a predefined period of time before a 
zero crossing is to occur with the anticipation that the relay 
229 will actually close on or near the zero crossing itself. This 
embodiment would thus eliminate the need for the thyristor 
226 and the resistance Rr 
Once the thyristor 226 has been on for a necessary amount 
of time to ensure that the capacitor 243 associated with the 
rectifier 236 is charged enough to avoid significant inrush 
current, or that the load 233 is operational to the extent that it 
will not cause an undesirable inrush current, the gate drive 
216 closes the relay 229 to reestablish the conductive path-
way between the input nodes 203 and the load 233. Thereaf-
ter, the gate drive 216 turns the thyristor 226 off. 
Thus, to recap, the thyristor 226 provides the function of 
supplying the power voltage 100 to the load 233 after the end 
of the voltage sag 106. Given that the resistance Rs is the 
impedance that is added to the load 233 during the voltage sag 
106, the thyristor 226 acts to remove the impedance Rs to 
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resupply the power voltage 100 to the load 233, where the 
resistance Rr is much less than the resistance Rs. Thereafter, 
the relay 229 is closed so that a direct conductive pathway is 
established to the load 233 without any loss to either of the 
resistances Rs or Rr. 
The current limiting circuit 200 illustrates the operation of 
an embodiment in which the inrush current that flows to the 
load 233 is minimized after the end of the voltage sag 106, 
where the impedance represented by the resistance Rs that 
was added to the load 233 is removed from the load 233 at 10 
approximately the zero crossing of the power voltage 100 
after the power voltage 100 has returned to the nominal volt-
age 109. 
8 
tions other than zero crossings occur that will allow the load 
233 to be supplied with the line voltage without causing an 
undesirable inrush current surge. In particular, the conditions 
may comprise, for example, when the absolute value of the 
magnitude of the power voltage 100 is less than the magni-
tude of the rectified voltage across the capacitor 243 associ-
ated with the rectifier of the load. In this respect, the voltage 
differential VD (FIG. 1) does not exist such that a significant 
inrush current surge is not likely to be experienced. 
Alternatively, the impedance removal timing circuit 403 
may generate the impedance removal output signal 406 that 
causes the gate drive 216 to energize the thyristor 226 to 
remove the impedance from the load 233 at any point on the 
power voltage cycle of the power voltage 100 that substan-
15 tially minimizes a differential between the absolute value of 
the magnitude of the power voltage 100 and a magnitude of 
the rectified voltage across the capacitor 243 that is associated 
with the load. 
The precise zero crossing detected by the zero crossing 
detector 209 at which the thyristor 226 is turned on may be the 
first zero crossing that occurs after the power voltage 100 has 
returned to the nominal voltage 109. Alternatively, the zero 
crossing at which the thyristor 226 is turned on may be any 
zero crossing that occurs after the power voltage 100 has 
returned to the nominal voltage 109 with the understanding 20 
that it may be favorable to tum the thyristor 226 on as soon as 
possible so as to reestablish the power voltage 100 at the load 
233 so that the load is not adversely affected. 
In addition, the resistance Rr is specified so that the thy-
ristor 226 does not experience currents that are too high that 25 
may adversely affect its operation, taking into account how 
long the thyristor 226 would have to stay on given the zero 
crossing or other point at which the thyristor 226 would be 
turned on after the voltage sag 106 has ended. 
Referring next to FIG. 3, shown is a current limiting circuit 30 
300 according to another embodiment of the present inven-
tion. The current limiting circuit 300 is similar in function 
with respect to the current limiting function 200, except that 
the resistance Rs is not employed. In this respect, the imped-
ance added to the load 233 is the equivalent of an infinite 35 
resistance or an open circuit. In all other ways, the operation 
of the current limiting circuit 300 is the same as described 
above with respect to FIG. 2. 
Referring next to FIG. 5, shown is a chart that plots an 
example of the magnitude of the peak value of the inrush 
current surge that flows into a load as a function of the dura-
tion of a voltage sag 106 (FIG. 1) in terms of line voltage 
cycles. As shown in FIG. 5, the peak value of the measured 
inrush current surge 409 is depicted for various values of 
voltage sag duration for a typical liquid crystal monitor load. 
The inrush current surge 409 has an upper envelope 413, 
depicting the worst case stresses that are possible, and a lower 
envelope 416 that shows significantly lower inrush current 
values that may be achieved when normal load operation is 
resumed coincident with a line zero voltage crossing. The 
upper envelope follows the upper peaks of the inrush current 
surge 409 and the lower envelope 416 follows the lower peaks 
of the inrush current surge 409. 
As can be seen, the peak value of the measured inrush 
current surge 409 potentially increases in time in proportion 
with the decay, for example, of the voltage experienced across 
a capacitor 403 (FIGS. 2-4) during a voltage sag 106. Even 
with the increase of the size of the peaks of the inrush current 
surge as the duration of the voltage sag 106 increases, there 
are still significant valleys and lower currents throughout the 
voltage sag duration. As such, it is desirable to ensure that the 
inrush current surge 409 falls at the bottom of a valley of the 
various peaks shown which generally coincide with the zero 
crossings of the power voltage 100 as can be appreciated. 
Turning then to FIG. 6, shown is a processor circuit accord-
ing to an embodiment of the present invention that provides 
one example of an implementation of the gate drive 216 
according to an embodiment of the present invention. As 
depicted, a processor circuit 420 is shown having a processor 
In addition, the current limiting circuit 300 provides addi-
tional capability in that it can isolate the load 233 from the 40 
power voltage 100 such as might be desirable in a case where 
sustained undervoltages or overvoltages occur that may be 
dangerous for the load 233. The current limiting circuit 200 
(FIG. 2) may also be configured to isolate the load 233 in the 
case of an undervoltage or overvoltage that might present a 45 
danger for the load 233 by including a second relay in series 
with the resistance Rs that would open up to isolate the load 
233 from the power voltage 100. In case an undervoltage or 
overvoltage is detected, a relay may be opened at the same 
time that the relay 229 is opened. 
Turning then to FIG. 4, shown is a current limiting circuit 
400 according to yet another embodiment of the present 
invention. The current limiting circuit 400 is similar to the 
current limiting circuit 300 (FIG. 3) with the exception that 
the zero crossing detector 209 in the current limiting circuit 55 
300 has been replaced by the impedance removal timing 
circuit 403 that generates an impedance removal signal 406 
that is applied to the gate drive 216. The current limiting 
circuit 400 operates in much the same way as the current 
limiting circuit 300 with the exception that the impedance 60 
removal timing circuit 403 receives the voltage across the 
capacitor243 oftherectifier236 as an input. This voltage may 
50 423 and a memory 426, both of which are coupled to a local 
interface 429. The local interface 429 may comprise, for 
example, a data bus with an accompanying control/address 
bus as can be appreciated by those with ordinary skill in the 
be compared with the power voltage 100 that is received as 
another input. 
In this respect, the impedance removal timing circuit 403 65 
may send the signal to the gate drive 216 to energize the 
thyristor 226 to supply current to the load 233 when condi-
art. In this respect, the processor circuit 420 may comprise 
any one of a number of different commercially available 
processor circuits. Alternatively, the processor circuit 420 
may be implemented as part of an application specific inte-
grated circuit (ASIC) or may be implemented in some other 
manner as can be appreciated. It is also possible that the logic 
control functions can be implemented without a microproces-
sor. 
Stored on the memory 426 and executable by the processor 
423 is gate drive logic 431. The drive logic 431 is executed to 
control the function of the gate drive 216 in controlling the 
opening and closing of the relay 229, and to tum the thyristor 
226 (FIGS. 2-4) on or off. In addition, an operating system 
may also be stored on the memory 426 and executed by the 
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processor 423 as can be appreciated. Still further, other logic 
in addition to the gate drive logic 431 may be stored in the 
memory 426 and executed by the processor 423. For example, 
logic that implements the functions of the zero crossing 
detector 209 (FIGS. 2 and 4), sag detector 203 (FIG. 2, 3, or 
4), or the impedance removal timing circuit 403 (FIG. 4) may 
be implemented on the processor circuit 420 as can be appre-
ciated. Alternatively, separate processor circuits may be 
employed to implement each of the gate drive 216, zero 
crossing detector 209, sag detector 203, or the impedance 
removal timing circuit 403. 
The gate drive logic 431, zero crossing detector 209, sag 
detector 203, and/or the impedance removal timing circuit 
403 (FIG. 4) is described as being stored in the memory 426 
and are executable by the processor 423. The term "execut-
able" as employed herein means a program file that is in a 
form that can ultimately be run by the processor 423. 
Examples of executable programs may be, for example, a 
compiled program that can be translated into machine code in 
a format that can be loaded into a random access portion of the 
memory 426 and run by the processor 423 or source code that 
may be expressed in proper format such as object code that is 
capable of being loaded into a ofrandom access portion of the 
memory 426 and executed by the processor 423, etc. An 
executable program may be stored in any portion or compo-
nent of the memory 426 including, for example, random 
access memory, read-only memory, a hard drive, compact 
disk (CD), floppy disk, or other memory components. 
The memory 426 is defined herein as both volatile and 
nonvolatile memory and data storage components. Volatile 
components are those that do not retain data values upon loss 
10 
gramming architecture. Assuming the functionality is imple-
mented in an object oriented design, then each block repre-
sents functionality that may be implemented in one or more 
methods that are encapsulated in one or more objects. The 
gate drive logic 431 may be implemented using any one of a 
number of programming languages as can be appreciated. 
Beginning with box 433, the gate drive logic 431 deter-
mines whether a voltage sag 106 has been detected. This may 
be determined by examining the output of the sag detector 
10 213 (FIGS. 2-4) as described above. Assuming that a voltage 
sag 106 has been detected, then in box 436 the relay 229 
(FIGS. 2-4) is opened thereby disrupting the flow of current 
through the relay 229 to the load 233 (FIGS. 2-4). As such, 
any reduced current flowing to the load (due to the voltage sag 
15 106) flows to the load 233 through the resistor Rs or does not 
flow at all as is the case, for example, with the current limiting 
circuit 300 (FIG. 3). Next, in box 439, the gate drive logic 431 
determines whether the power voltage 100 (FIG. 1) has 
returned to a nominal value. This may be determined based 
20 upon a signal 223 (FIGS. 2-4) received from the sag detector 
213 that indicates that the voltage sag 106 has ended. 
Assuming that such is the case, then the gate drive logic 
431 proceeds to box 443 in which it is determined whether to 
apply the power voltage 100 (FIG. 1) to the load 233. In this 
25 respect, the gate drive logic 431 waits for the optimal time to 
return the power voltage 100 to the load so as to minimize the 
potential inrush current to the load 233. This determination 
may be made by examining the output from either the zero 
crossing detector 209 or the impedance removal timing cir-
30 cuit 403 (FIG. 4) as described above. The zero crossing detec-
tor 209 or the impedance removal timing circuit 403 provide 
a signal 219 or 406 that indicates when the thyristor 226 
should be turned on in order to provide current to the load 233 
as described above. 
of power. Nonvolatile components are those that retain data 
upon a loss of power. Thus, the memory 426 may comprise, 
for example, random access memory (RAM), read-only 
memory (ROM), hard disk drives, floppy disks accessed via 35 
an associated floppy disk drive, compact discs accessed via a 
compact disc drive, magnetic tapes accessed via an appropri-
ate tape drive, and/or other memory components, or a com-
bination of any two or more of these memory components. In 
addition, the RAM may comprise, for example, static random 
access memory (SRAM), dynamic random access memory 
(DRAM), or magnetic random access memory (MRAM) and 
other such devices. The ROM may comprise, for example, a 
programmable read-only memory (PROM), an erasable pro-
grammable read-only memory (EPROM), an electrically 
erasable programmable read-only memory (EEPROM), or 
other like memory device. 
Alternatively, the relay 229 may be turned on in box 446 
instead of a thyristor 226 where the actual closing of the relay 
229 may be timed so as to coincide with a zero crossing or 
other location on the power voltage cycle, for example, where 
the future zero crossing or other location on the power voltage 
40 cycle can be predicted given a known response time of the 
relay 229 itself. As such, the gate drive logic 431 would end if 
the relay 229 is turned on in box 446. However, it should be 
noted that the relay might be inconsistent in its response time, 
thereby resulting in variation in when it will actually close 
45 and couple the power voltage 100 to the load 233. Thus, the 
reduction of any inrush current may be adversely affected to 
some degree. 
In addition, the processor 423 may represent multiple pro-
cessors and the memory 426 may represent multiple memo-
ries that operate in parallel. In such a case, the local interface 
429 may be an appropriate network that facilitates commu-
nication between any two of the multiple processors, between 
any processor and any one of the memories, or between any 
two of the memories etc. The processor 423 may be of elec-
trical, optical, or molecular construction, or of some other 
construction as can be appreciated by those with ordinary 
skill in the art. 
Referring next to FIG. 7, shown is a flow chart that provides 
one example of the operation of the gate drive logic 431 
according to an embodiment of the present invention. Alter-
natively, the flow chart of FIG. 7 may be viewed as depicting 
steps of an example of a method implemented by the proces-
sor circuit 420 to prevent an inrush current surge to the load 
233 (FIGS. 2-4) after a voltage sag 106 (FIG. 1). The func-
tionality of the gate drive logic 431 as depicted by the 
example flow chart of FIG. 7 may be implemented, for 
example, in an object oriented design or in some other pro-
However, assuming that the thyristor 226 is turned on in 
box 446, then the gate drive logic 431 proceeds to box 449 to 
50 determine whether the surge current has been avoided. This 
may be determined by allowing a certain period of time to 
pass within which it is known that any potential current surge 
is likely to be dissipated. 
Then, in box 453, the relay 229 is closed, thereby providing 
55 power to the load 233 through the relay 229. Once the relay is 
closed, then in box 456 the thyristor 226 is turned off since the 
load 233 is now being supplied through the relay 229. There-
after the gate drive logic 431 ends as shown. 
While the gate drive logic 431, zero crossing detector 209, 
60 sag detector 203, and/or the impedance removal timing cir-
cuit 403 (FIG. 4) may be embodied in software or code 
executed by general purpose hardware as discussed above, as 
an alternative the same may also be embodied in dedicated 
hardware or a combination of software/general purpose hard-
65 ware and dedicated hardware. If embodied in dedicated hard-
ware, the gate drive logic 431, zero crossing detector209, sag 
detector 203, and/or the impedance removal timing circuit 
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memory (EPROM), an electrically erasable programmable 
read-only memory (EEPROM), or other type of memory 
device. 
It should be emphasized that the above-described embodi-
ments of the present invention are merely possible examples 
of implementations set forth for a clear understanding of the 
principles of the invention. Many variations and modifica-
tions may be made to the above-described embodiment(s) of 
the invention without departing substantially from the spirit 
403 (FIG. 4) can be implemented as a circuit or state machine 
that employs any one of or a combination of a number of 
technologies. These technologies may include, but are not 
limited to, discrete logic circuits having logic gates for imple-
menting various logic functions upon an application of one or 
more data signals, application specific integrated circuits hav-
ing appropriate logic gates, programmable gate arrays 
(PGA), field programmable gate arrays (FPGA), or other 
components, etc. Such technologies are generally well known 
by those skilled in the art and, consequently, are not described 
in detail herein. 
10 and principles of the invention. All such modifications and 
variations are intended to be included herein within the scope 
ofthis disclosure and the present invention and protected by 
the following claims. The flow chart of FIG. 7 shows the architecture, function-
ality, and operation of an example implementation of the gate 
drive logic 431. If embodied in software, each block may 
represent a module, segment, or portion of code that com-
prises program instructions to implement the specified logical 
function(s). The program instructions may be embodied in 
the form of source code that comprises human-readable state-
ments written in a programming language or machine code 20 
that comprises numerical instructions recognizable by a suit-
able execution system such as a processor in a computer 
system or other system. The machine code may be converted 
from the source code, etc. If embodied in hardware, each 
Therefore, having thus described the invention, at least the 
15 following is claimed: 
block may represent a circuit or a number of interconnected 25 
circuits to implement the specified logical function(s ). 
Although flow chart of FIG. 7 shows a specific order of 
execution, it is understood that the order of execution may 
differ from that which is depicted. For example, the order of 
execution of two or more blocks may be scrambled relative to 30 
the order shown. Also, two or more blocks shown in succes-
sion in FIG. 7 may be executed concurrently or with partial 
concurrence. In addition, any number of counters, state vari-
ables, warning semaphores, or messages might be added to 35 
the logical flow described herein, for purposes of enhanced 
utility, accounting, performance measurement, or providing 
troubleshooting aids, etc. It is understood that all such varia-
tions are within the scope of the present invention. 
1. A method for the reduction of inrush current to an elec-
trical load due to voltage sags on an input power AC voltage, 
comprising the steps of: 
providing a current limiting circuit comprising an selec-
tively removable impedance coupled between the input 
power AC voltage and the load, 
providing a sag detector coupled to receive the input power 
AC voltage, the sag detector operative to provide a signal 
corresponding to (i) a beginning of a sag, and (ii) an en 
of a sag in the input power AC voltage during steady 
state operation of the load; 
providing an impedance removal timing circuit coupled to 
receive the input power AC voltage and a load voltage as 
measured across the load, the impedance removal timing 
circuit operative to provide an impedance removal signal 
in response to detection that the input power AC voltage 
is less than the load voltage; 
applying the input power AC voltage to the load through 
the current limiting circuit, 
detecting a sag in the input power AC voltage during 
steady-state operation of the electrical load; 
in response to the signal from the sag detector indicating a 
beginning of a sag, actuating the current limiting circuit 
to add the impedance between the input power AC volt-
age and the load; 
detecting the end of a sag with the sag detector; 
subsequent to the signal from the sag detector indicating an 
end of a sag, receiving the impedance removal signal 
from the impedance removal timing circuit; and 
in response to the impedance removal signal, reconnecting 
the input power AC voltage to the load through the 
current limiting circuit at any point on the power voltage 
cycle of the input AC power voltage. 
2. The method of claim 1, further comprising the step of 
Also, where the gate drive logic 431, zero crossing detector 40 
209, sag detector 203, and/or the impedance removal timing 
circuit 403 (FIG. 4) comprises software or code, each can be 
embodied in any computer-readable medium for use by or in 
connection with an instruction execution system such as, for 
example, a processor in a computer system or other system. In 45 
this sense, the logic may comprise, for example, statements 
including instructions and declarations that can be fetched 
from the computer-readable medium and executed by the 
instruction execution system. In the context of the present 
invention, a "computer-readable medium" can be any 
medium that can contain, store, or maintain the gate drive 
logic 431, zero crossing detector 209, sag detector 203, and/or 
the impedance removal timing circuit 403 (FIG. 4) for use by 
50 timing the reconnecting of the input power AC voltage to the 
load after the power voltage has returned to the nominal 
voltage so as to reduce an occurrence of an inrush current 
surge flowing to the load. 
3. The method of claim 2, wherein the absolute value of the 
55 magnitude of the input power AC voltage is less than the 
magnitude of a rectified voltage across a capacitor associated 
with a rectifier of the load at a predefined point in a power 
voltage cycle when the input power AC voltage is reconnected 
to the load. 
or in connection with the instruction execution system. The 
computer readable medium can comprise any one of many 
physical media such as, for example, electronic, magnetic, 
optical, electromagnetic, infrared, or semiconductor media. 
More specific examples of a suitable computer-readable 
medium would include, but are not limited to, magnetic tapes, 
magnetic floppy diskettes, magnetic hard drives, or compact 60 
discs. Also, the computer-readable medium may be a random 
access memory (RAM) including, for example, static random 
access memory (SRAM) and dynamic random access 
memory (DRAM), or magnetic random access memory 
(MRAM). In addition, the computer-readable medium may 65 
be a read-only memory (ROM), a programmable read-only 
memory (PROM), an erasable programmable read-only 
4. The method of claim 1, wherein the input power AC 
voltage is applied to an inductive load. 
5. The method of claim 1, wherein the input power AC 
voltage is applied to a rectifier capacitor load. 
6. The method of claim 1, wherein reconnecting the input 
power AC voltage to the load occurs at approximately a zero 
crossing of the input power AC voltage occurring after the 
input power AC voltage has returned to the nominal voltage. 
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7. The method of claim 1, wherein reconnecting the input 
power AC voltage to the load occurs at approximately a first 
one of a plurality of zero crossings occurring after the input 
power AC voltage has returned to the nominal voltage. 
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21. The method of claim 1, further comprising the step of 
providing a gate drive for controlling the operation of the 
current limiting circuit, the gate drive responsive to the sig-
nals from the sag detector and the impedance removal signal. 
22. The method of claim 21, wherein the gate drive controls 
the operation of a relay to disconnect the input power AC 
voltage from the load in response to the signal indicating the 
beginning of a sag. 
23. The method of claim 22, wherein the gate drive controls 
8. The method of claim 1, wherein reconnecting the input 
power AC voltage to the load occurs at a point on a power 
voltage cycle that reduces a differential between an absolute 
value of a magnitude of the input power AC voltage and a 
magnitude of a rectified voltage across a capacitor associated 
with the load to less than or equal to a predefined threshold. 
9. The method of claim 1, wherein reconnecting the input 
power AC voltage to the load occurs at a point in a power 
voltage cycle where an absolute value of a magnitude of the 
input power AC voltage is less than a magnitude of a rectified 
voltage across a capacitor associated with the load. 
10 the operation of a semiconductor switch, coupled in parallel 
with the relay, to reconnect the input power AC voltage to the 
load in response to the signal indicating the end of a sag and 
the impedance removal timing signal indicating that a recti-
fied voltage across the load is greater than the absolute value 
15 of the input power AC voltage. 
10. The method of claim 9, wherein at least one diode in a 
rectifier employed to convert the power voltage is reverse 
biased when the absolute value of the magnitude of the input 
power AC voltage is less than the magnitude of the rectified 20 
voltage across the capacitor associated with the load. 
24. The method of claim 1 wherein the load voltage is a 
rectified voltage measured across a capacitor of a capacitor/ 
rectifier associated with the load. 
25. The method of claim 1, wherein the impedance removal 
signal generated by the impedance removal timing circuit is 
provided at a point on the power voltage cycle of the input 
power AC voltage that reduces a differential between an abso-
lute value of the input power AC voltage and an absolute value 
of the magnitude of the rectified voltage measured across the 
11. The method of claim 1, wherein the current limiting 
circuit comprises a parallel arrangement of (a) a selectively 
actuatable relay and (b) a semiconductor switch in series with 
a resistance. 25 load. 
26. The method of claim 1, wherein the end of a sag 
corresponds to the input power AC voltage returning to a 
nominal voltage. 
12. The method of claim 11, wherein the current limiting 
circuit further comprises a gate drive coupled to receive the 
signals indicative of the beginning and end of a sag and the 
impedance removal timing signal, operative to control the 
actuation of the relay and the semiconductor switch. 
27. An apparatus for the reduction of inrush current to an 
30 electrical load due to voltage sags on an input power AC 
voltage, comprising: 13. The method of claim 12, wherein the gate drive turns on 
the semiconductor switch in response to receiving the imped-
ance removal timing signal and subsequent to receiving an 
indication from the sag detector that the voltage sag has ended 
but prior to actuating the relay for reconnecting the input 35 
power AC voltage to the electrical load. 
14. The method of claim 11, wherein the step of reconnect-
ing the input power AC voltage to the electrical load further 
comprises actuating the relay, subsequent to reconnecting the 
input power AC voltage to the electrical load through the 40 
semiconductor switch. 
15. The method of claim 11, wherein the conductive path-
way provided by the relay presents a path of least resistance 
for the current flowing to the electrical load. 
16. The method of claim 11, wherein the semiconductor 45 
switch comprises a thyristor connected in series with the 
resistance. 
17. The method of claim 16, wherein the thyristor is in an 
off state during steady state operation of the load, thereby 
preventing current from flowing through the resistance that is 50 
connected in series with the thyristor. 
a current limiting circuit including a selectively removable 
impedance coupled between the input power AC voltage 
and the electrical load; 
a sag detector coupled to receive the input power AC volt-
age, the sag detector operative to provide a signal indi-
cating a (i) a beginning of a sag, and (ii) an end of a sag; 
an impedance removal timing circuit coupled to receive the 
input power AC voltage and a load voltage as measured 
across the load, the impedance removal timing circuit 
operative to provide an impedance removal signal in 
response to detection that the input power AC voltage is 
less than the load voltage; 
the current limiting circuit being operative, in response to 
the signal from the sag detector indicating that a sag has 
begun, to disconnect the input power AC, voltage from 
the load; and 
the current limiting circuit being operative, in response to 
the signal from the sag detector indicating that a sag has 
ended and to the impedance removal signal, to reconnect 
the input power AC voltage to the load through the 
current limiting circuit at a predefined point on a power 
voltage cycle of the input power AC voltage. 
18. The method of claim 16, wherein the resistance con-
nected in series with the thyristor limits the worst case current 
that flows to the electrical load through the thyristor to within 
a maximum rating of the thyristor. 
19. The method of claim 16, where the impedance removal 
timing circuit provides the impedance removal signal to ener-
gize the thyristor to supply the load when conditions other 
than zero crossing occur that will allow the load to be supplied 
with the input power AC voltage without causing an inrush 
current surge. 
28. The apparatus of claim 27, wherein the impedance is a 
55 predefined resistance that is applied to limit the current when 
the input power AC voltage is reconnected to the electrical 
load. 
20. The method of claim 19, wherein the impedance 
removal timing circuit provides the impedance removal sig-
nal when the absolute value of the magnitude of the input 
power AC voltage is less than the magnitude of the rectified 
voltage across a capacitor associated with a rectifier of the 
load. 
29. The apparatus of claim 27, wherein the impedance 
comprises an infinite resistance associated with an open cir-
60 cuit. 
30. The apparatus of claim 27, further comprising a circuit 
configured to time the reconnection of the input power AC 
voltage to the load after the input power AC voltage has 
returned to the nominal voltage so as to reduce an inrush 
65 current surge flowing to the load. 
31. The apparatus of claim 30, further comprising a circuit 
configured to time the reconnection of the input power AC 
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voltage to the load when the absolute value of the magnitude 
of the input power AC voltage is less than the magnitude of a 
rectified voltage across a capacitor associated with a rectifier 
of the load. 
32. The apparatus of claim 27, wherein the load is an 
inductive load. 
33. The apparatus of claim 27, wherein the load is a recti-
fier/capacitor load. 
16 
tions other than zero crossing occur that will allow the load to 
be supplied with the line voltage without causing an inrush 
current surge. 
43. The apparatus of claim 42, wherein the impedance 
removal timing circuit provides the impedance removal sig-
nal when the absolute value of the magnitude of the input 
power AC voltage is less than the magnitude of the rectified 
voltage across a capacitor associated with a rectifier of the 
load. 
44. The apparatus of claim 36, wherein the current limiting 
circuit further comprises a gate drive coupled to receive the 
~ignals indicative of the beginning and end of a sag and the 
impedance removal timing signal, operative to control the 
actuation of the relay and the semiconductor switch. 
45. The apparatus of claim 44, wherein the gate drive turns 
34. The apparatus of claim 27, wherein the impedance 
removal timing circuit is configured to time the reconnection 10 
of the input power AC voltage to the load at approximately a 
zero crossing of the input power AC voltage occurring after 
the input power AC voltage has returned to the nominal volt-
age. 15 on the semiconductor switch in response to receiving the 
impedance removal timing signal and subsequent to receiving 
an indication from the sag detector that the voltage sag has 
ended but prior to actuating the relay for reconnecting the 
input power AC voltage to the load. 
35. The apparatus of claim 27, wherein the impedance 
removal timing circuit is configured to time the reconnection 
of the input power AC voltage to the load at a point on the 
power voltage cycle that reduces a differential between an 
absolute value of a magnitude of the input power AC voltage 
and a magnitude of a rectified voltage across a capacitor 
associated with the load to less than or equal to a predefined 
threshold. 
36. The apparatus of claim 27, wherein the current limiting 
circuit comprises a parallel arrangement of (a) a selectively 
actuatable relay and (b) a semiconductor switch in series with 
a resistance. 
37. The apparatus of claim 36, wherein the current limiting 
circuit reconnects the input power AC voltage to the load by 
actuating the relay subsequent to reconnecting the input 
power AC voltage to the load through the semiconductor 
switch. 
38. The apparatus of claim 36, wherein the conductive 
pathway provided by the relay presents a path of least resis-
tance for the current flowing to the electrical load. 
39. The apparatus of claim 36, wherein the semiconductor 
switch comprises a thyristor connected in series with the 
resistance. 
40. The apparatus of claim 39, wherein the thyristor is in an 
off state during steady state operation of the load, thereby 
preventing current from flowing through the resistance that is 
connected in series with the thyristor. 
20 46. The apparatus of claim 27, further comprising the step 
of providing a gate drive for controlling the operation of the 
current limiting circuit, the gate drive responsive to the sig-
nals from the sag detector and the impedance removal signal. 
47. The apparatus of claim 46, wherein the gate drive 
25 controls the operation of a relay to disconnect the input power 
AC voltage from the load in response to the signal indicating 
the beginning of a sag. 
48. The apparatus of claim 47, wherein the gate drive 
controls the operation of a semiconductor switch, coupled in 
30 parallel with the relay, to reconnect the input power AC volt-
age to the load in response to the signal indicating the end of 
a sag and the impedance removal timing signal indicating that 
a rectified voltage across the load is greater than the absolute 
value of the input power AC voltage. 
35 49. The apparatus of claim 27, wherein the load voltage is 
a rectified voltage measured across a capacitor of a capacitor/ 
rectifier associated with the load. 
50. The apparatus of claim 27, wherein the impedance 
removal signal generated by the impedance removal timing 
40 circuit is provided at a point on the power voltage cycle of the 
input power AC voltage that reduces a differential between an 
absolute value of the input power AC voltage and an absolute 
value of the magnitude of the rectified voltage measured 
41. The apparatus of claim 39, wherein the resistance con-
nected in series with the thyristor limits the worst case current 
that flows to the load through the thyristor to within a maxi- 45 
mum rating of the thyristor. 
across the load. 
51. The apparatus of claim 27, wherein the end of a sag 
corresponds to the input power AC voltage returning to a 
nominal voltage. 
42. The apparatus of claim 39, where the impedance 
removal timing circuit provides the impedance removal sig-
nal to energize the thyristor to supply the load when condi-
* * * * * 
